

Docket No. AUS9-2000-0587-US1

CLAIMS:

What is claimed is:

1. A method for creating instruction bundles,
5 comprising:
 receiving an instruction group having one or more
 instructions;
 determining a number of each possible type of
 instruction in the one or more instructions of the
10 instruction group; and
 creating one or more instruction bundles based on
 the number of each possible type of instruction in the
 one or more instructions of the instruction group.
- 15 2. The method of claim 1, wherein receiving an
instruction group having one or more instructions
includes receiving a stream of intermediate instructions
organized into instruction groups.
- 20 3. The method of claim 1, further comprising gathering
information about an architecture for use in creating
instruction bundles.
4. The method of claim 3, wherein the information
25 includes at least one of a number of each type of
execution unit available in the architecture and a number
of bundles that can be dispatched concurrently by the
architecture.
- 30 5. The method of claim 2, wherein the steps of
determining a number of each possible type of instruction
and creating one or more instruction bundles is performed

for each instruction group in the stream of intermediate instructions.

6. The method of claim 1, wherein creating one or more
5 instruction bundles is performed in view of one or more
of the following rules:

1) instructions of the same instruction type will
preserve there original order;

2) branches will normally appear only in the final
10 bundle of an instruction group;

3) for architectures where a number of M execution
units is equal or less than a number of concurrent
bundles, MM templates will only be used when there are
three or fewer instructions remaining in the group;

4) instructions are taken in order of their
15 flexibility in terms of where that instruction can be
placed in the available bundle types; and

5) MBB and BBB templates are avoided when only a
single B instruction remains.

20

7. The method of claim 1, wherein creating one or more
instruction bundles is performed based on a most common
instruction combination first.

25 8. The method of claim 7, wherein creating one or more
instruction bundles is performed based on a most
restrictive instruction type placement and proceeds to
less restrictive instruction type placement second.

30 9. The method of claim 1, wherein creating one or more
instruction bundles is performed based on a most
restrictive instruction type placement and proceeds to

US 6,454,435 B2

10. The method of claim 1, wherein determining a number of each possible type of instruction in the one or more instructions of the instruction group includes incrementing instruction counters based on the number of each possible type of instruction in the one or more instructions, and wherein creating one or more instruction bundles includes decrementing the instruction counters as instructions are added to instruction bundles.

11. The method of claim 7, wherein the most common instruction combination is where all instructions in the instruction group are of a memory instruction type, integer instruction type or integer arithmetic logic unit type.

12. The method of claim 1, wherein creating one or more
20 instruction bundles includes ensuring that creating the
one or more instruction bundles does not introduce
hardware oversubscription.

13. The method of claim 12, wherein ensuring that
25 creating the one or more instruction bundles does not
introduce hardware oversubscription includes forming
partial instruction bundles.

14. An apparatus for creating instruction bundles,
30 comprising:
means for receiving an instruction group having one
or more instructions;

means for determining a number of each possible type of instruction in the one or more instructions of the instruction group; and

means for creating one or more instruction bundles
5 based on the number of each possible type of instruction in the one or more instructions of the instruction group.

15. The apparatus of claim 14, wherein the means for receiving an instruction group having one or more
10 instructions includes means for receiving a stream of intermediate instructions organized into instruction groups.

16. The apparatus of claim 14, further comprising means
15 for gathering information about an architecture for use in creating instruction bundles.

17. The apparatus of claim 16, wherein the information includes at least one of a number of each type of
20 execution unit available in the architecture and a number of bundles that can be dispatched concurrently by the architecture.

18. The apparatus of claim 15, wherein the means for
25 determining a number of each possible type of instruction and means for creating one or more instruction bundles operate on each instruction group in the stream of intermediate instructions.

30 19. The apparatus of claim 14, wherein the means for creating one or more instruction bundles operates in view of one or more of the following rules:

1) instructions of the same instruction type will preserve there original order;

2) branches will normally appear only in the final bundle of an instruction group;

5 3) for architectures where a number of M execution units is equal or less than a number of concurrent bundles, MM templates will only be used when there are three or fewer instructions remaining in the group;

10 4) instructions are taken in order of their flexibility in terms of where that instruction can be placed in the available bundle types; and

5) MBB and BBB templates are avoided when only a single B instruction remains.

15 20. The apparatus of claim 14, wherein the means for creating one or more instruction bundles creates the one or more instruction bundles based on a most common instruction combination first.

20 21. The apparatus of claim 20, wherein the means for creating one or more instruction bundles creates the one or more instruction bundles based on a most restrictive instruction type placement and proceeds to less restrictive instruction type placement second.

25 22. The apparatus of claim 14, wherein the means for creating one or more instruction bundles creates the one or more instruction bundles based on a most restrictive instruction type placement and proceeds to less
30 restrictive instruction type placement.

23. The apparatus of claim 14, wherein the means for

00339 297 950

determining a number of each possible type of instruction in the one or more instructions of the instruction group includes means for incrementing instruction counters based on the number of each possible type of instruction in the one or more instructions, and wherein the means for creating one or more instruction bundles includes means for decrementing the instruction counters as instructions are added to instruction bundles.

24. The apparatus of claim 20, wherein the most common instruction combination is where all instructions in the instruction group are of a memory instruction type, integer instruction type or integer arithmetic logic unit type.

25. The apparatus of claim 14, wherein the means for creating one or more instruction bundles includes means for ensuring that creating the one or more instruction bundles does not introduce hardware oversubscription.

26. The apparatus of claim 25, wherein the means for ensuring that creating the one or more instruction bundles does not introduce hardware oversubscription includes means for forming partial instruction bundles.

27. A computer program product in a computer readable medium for creating instruction bundles, comprising:

first instructions for receiving an instruction group having one or more instructions;

second instructions for determining a number of each possible type of instruction in the one or more instructions of the instruction group; and

third instructions for creating one or more instruction bundles based on the number of each possible type of instruction in the one or more instructions of the instruction group.

5

28. The computer program product of claim 27, wherein the first instructions for receiving an instruction group having one or more instructions includes instructions for receiving a stream of intermediate instructions organized
10 into instruction groups.

29. The computer program product of claim 27, further comprising fourth instructions for gathering information about an architecture for use in creating instruction
15 bundles.

30. The computer program product of claim 29, wherein the information includes at least one of a number of each type of execution unit available in the architecture and
20 a number of bundles that can be dispatched concurrently by the architecture.

31. The computer program product of claim 28, wherein the second instructions for determining a number of each
25 possible type of instruction and third instructions for creating one or more instruction bundles are executed on each instruction group in the stream of intermediate instructions.

30 32. The computer program product of claim 27, wherein the third instructions for creating one or more instruction bundles are executed in view of one or more

REPORT

5

15

10

20

25

30

30

35. The computer program product of claim 27, wherein the third instructions for creating one or more instruction bundles creates the one or more instruction bundles based on a most restrictive instruction type

placement and proceeds to less restrictive instruction type placement.

36. The computer program product of claim 27, wherein
5 the second instructions for determining a number of each possible type of instruction in the one or more instructions of the instruction group includes instructions for incrementing instruction counters based on the number of each possible type of instruction in the
10 one or more instructions, and wherein the third instructions for creating one or more instruction bundles includes instructions for decrementing the instruction counters as instructions are added to instruction bundles.

15 37. The computer program product of claim 33, wherein the most common instruction combination is where all instructions in the instruction group are of a memory instruction type, integer instruction type or integer
20 arithmetic logic unit type.

38. The computer program product of claim 27, wherein the third instructions for creating one or more instruction bundles includes instructions for ensuring
25 that creating the one or more instruction bundles does not introduce hardware oversubscription.

39. The computer program product of claim 38, wherein the instructions for ensuring that creating the one or
30 more instruction bundles does not introduce hardware oversubscription includes instructions for forming partial instruction bundles.